首页 | 本学科首页   官方微博 | 高级检索  
     检索      

一种FPGA通用布线开关盒模型
引用本文:梁绍池,代莉,谈珺,王伶俐.一种FPGA通用布线开关盒模型[J].复旦学报(自然科学版),2010(6).
作者姓名:梁绍池  代莉  谈珺  王伶俐
作者单位:复旦大学专用集成电路与系统国家重点实验室;
基金项目:国家自然科学基金(60676020); 上海市科委项目(08706200101); 上海市浦江人才计划资助项目
摘    要:提出了一种基于通用布线开关盒(GRB)的新型FPGA布线结构,该结构能够有效提高FPGA布线资源利用率.与VPR中的CB/SB布线结构和CS-Box结构相比,GRB结构能够进一步改善布通率和时序性能.MCNC基准电路测试结果表明:在布线开关数目相同的前提下,GRB结构能够将FPGA的综合性能平均提高4%.通过在GRB互连结构中引入快速布线通道,该结构在开关数目比CS/SB模型增加10.92%的情况下,能将时序性能提升17.50%.

关 键 词:现场可编程门阵列  CS-Box  通用布线开关盒  布通率  时序性能  

General Routing Box Modeling for FPGA Architectures
LIANG Shao-chi,DAI Li,TAN Jun,WANG Ling-li.General Routing Box Modeling for FPGA Architectures[J].Journal of Fudan University(Natural Science),2010(6).
Authors:LIANG Shao-chi  DAI Li  TAN Jun  WANG Ling-li
Institution:LIANG Shao-chi,DAI Li,TAN Jun,WANG Ling-li(State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China)
Abstract:FPGA routing architecture exploration based on the concept of general routing box(GRB) is proposed in order to improve the efficiency of FPGA routing resource.Compared with the CB/SB routing architecture in VPR and the CS-box,route-ability and delay are improved from GRB.Experimental results of MCNC benchmark circuits show that the overall performance of the FPGA with GRB architecture is improved 4% on average with the same number of routing switches.By introducing fast path in GRB inter-connections,the tim...
Keywords:FPGA  CS-box  general routing box(GRB)  routability  timing performance  
本文献已被 CNKI 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号