首页 | 本学科首页   官方微博 | 高级检索  
     检索      

基于CPLD的多单片机总线仲裁的设计与实现
引用本文:何云斌,万静,王培东.基于CPLD的多单片机总线仲裁的设计与实现[J].哈尔滨商业大学学报(自然科学版),2004,20(3):290-293.
作者姓名:何云斌  万静  王培东
作者单位:哈尔滨理工大学,计算机控制学院,黑龙江,哈尔滨,150080
基金项目:黑龙江省自然科学基金项目 (F99-16)
摘    要:讨论了多单片机系统的几种互联方案,并设计了公共总线方案,给出了系统的总体结构框图.在总线仲裁机构设计中应用了复杂可编程逻辑器件CPLD,固化了和总线仲裁有关的总线逻辑关系,从而节省了大量的元器件,保证了设计的高可靠性、系统的可维护性和升级的能力,而且保证了总线模块在其它嵌入式多机系统中的可移植性,并给出使用状态机进行设计的详细过程及仿真结果,为实际应用奠定了基础。

关 键 词:CPLD  多单片机系统  总线仲裁  状态机  总线控制板  共享存储器
文章编号:1672-0946(2004)03-0290-04
修稿时间:2003年12月20

Design and implementation of multi-single-chip computers interconnection organization based on CPLD
HE Yun-bin,WAN Jing,WANG Pei-dong.Design and implementation of multi-single-chip computers interconnection organization based on CPLD[J].Journal of Harbin University of Commerce :Natural Sciences Edition,2004,20(3):290-293.
Authors:HE Yun-bin  WAN Jing  WANG Pei-dong
Abstract:Several interconnection schemes of multi-single-chip computers were discussed in this paper. The common-bus scheme is designed and the overall structure framework chart of the system was also presented. The complex programmable logic unit CPLD was applied in the design of the bus arbitration organization. The bus logic relationship relative to the bus arbitration is solidified, thus saving lots of components and ensuring high reliability of the design. Meantime, the system maintainability and the ability to upgrade are also guaranteed. Furthermore, the portability of the bus module into other built-in multi-computer systems is assured. The detailed process and imitation result of design by utilizing status machine is given in this paper, laying the foundation for practical application.
Keywords:CPLD  multi-single-chip computers system  bus arbitration  status machine
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号