首页 | 本学科首页   官方微博 | 高级检索  
     检索      

基于FPGA的SATA主机端控制器链路层发送模块设计
引用本文:张庆顺,刘赞,郭宝增,张锁良.基于FPGA的SATA主机端控制器链路层发送模块设计[J].河北大学学报(自然科学版),2016,36(2):218.
作者姓名:张庆顺  刘赞  郭宝增  张锁良
基金项目:河北省自然科学基金资助项目(F2011201045)
摘    要:计算机系统中SATA(serial advanced technology attachment)主机端控制器采用专用总线转换芯片和软件控制方式.为使得以FPGA(field-programmable gate array)为控制核心的电子系统可以直接使用SATA3.0硬盘作为数据存储介质,借鉴ATA1-7、SATA1.0、SATA2.0、SATA3.0等相关协议,提出了一种基于FPGA的SATA3.0主机端控制器的链路层发送功能模块的设计与实现方法,成功实现了数据在发送过程中的校验、加扰以及流量控制等相关功能.仿真结果表明:本控制器数据处理速度可达600 MB/s,验证了设计的正确性.

关 键 词:FPGA  ATA协议  SATA协议  主机端控制器  
收稿时间:2015-10-27

Design of FPGA-based SATA host controller in the link layer delivery
ZHANG Qingshun,LIU Zan,GUO Baozeng,ZHANG Suoliang.Design of FPGA-based SATA host controller in the link layer delivery[J].Journal of Hebei University (Natural Science Edition),2016,36(2):218.
Authors:ZHANG Qingshun  LIU Zan  GUO Baozeng  ZHANG Suoliang
Institution:Electronic Information Engineering College, Hebei University, Baoding 071002, China
Abstract:SATA(serial advanced technology attachment)3.0 disk as a data storage medium cannot be directly used in electronic systems represented by FPGA(Field-programmable gate array).Referring to ATA1-7,SATA serial advanced technology attachment 1.0,SATA2.0,SATA3.0 and other relavant protocols,this paper proposes a design and implementation method originated from SATA3.0 host controller which is based on FPGA in the link layer of sending module.This method is successfully implemented in sending data validation,scrambling and flowing control.Simulation results are also provided.The results show that the data processing speed of the controller is 600 MB/s which verify the success of the design.
Keywords:FPGA  ATA protocol  SATA protocol  host controller  
本文献已被 CNKI 等数据库收录!
点击此处可从《河北大学学报(自然科学版)》浏览原始摘要信息
点击此处可从《河北大学学报(自然科学版)》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号