| 基于FPGA的Turbo码译码器设计与实现 |
| |
| 引用本文： | 薛礼妮,刘展威.基于FPGA的Turbo码译码器设计与实现[J].太原理工大学学报,2010,41(3). |
| |
| 作者姓名： | 薛礼妮 刘展威 |
| |
| 作者单位： | 1. 华北电力大学,电气与电子工程学院,北京,102206
2. 石家庄铁道学院,计算机与信息工程学院,石家庄,050043 |
| |
| 摘 要： | 对Turbo码的Log-MAP译码算法进行了研究,引入滑动窗技术对Log-MAP译码算法进行了优化,并设计了适合硬件实现的流水线结构的译码器。结合3G标准规定的数据速率,对译码器和交织器进行硬件电路的设计和FPGA实现。仿真结果表明所设计的电路在译码性能和延迟方面满足实际要求,具有一定的实用价值。
|
| 关 键 词： | Turbo码 Log-MAP算法 滑动窗 |
Design and Implementation of Turbo Decoder Based on FPGA |
| |
| XUE Li-ni,LIU Zhan-wei.Design and Implementation of Turbo Decoder Based on FPGA[J].Journal of Taiyuan University of Technology,2010,41(3). |
| |
| Authors: | XUE Li-ni LIU Zhan-wei |
| |
| Institution: | XUE Li-ni1,LIU Zhan-wei2(1.Department of Electrical & Electronic Engineering,North China Electric Power University,Beijing 102206,China,2.School of Computing , Informaties,Shijiazhuang Railway Institute,Shijiazhuang 050043,China) |
| |
| Abstract: | This paper researched and optimized the Log-MAP decoding algorithm of Turbo code through introducing the sliding window technique,and designed a pile line structure that cound be easily realized with hardware.A pile line structure of Turbo decoder and interweave component with hardware circuit were realized by using FPGA technique according to specified data rate of the 3G criterion.The result indicates that the designed circuit can satisfy need in decoding performance and delay,therefore,will have practica... |
| |
| Keywords: | FPGA |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
