| 功率VDMOSFET结终端技术研究 |
| |
| 引用本文： | 张雯,张俊松.功率VDMOSFET结终端技术研究[J].辽宁大学学报(自然科学版),2006,33(2):180-183. |
| |
| 作者姓名： | 张雯 张俊松 |
| |
| 作者单位： | 1. 辽宁大学,法学院,辽宁,沈阳,110036
2. 辽宁大学,物理系,辽宁,沈阳,110036 |
| |
| 摘 要： | 提出了一种多重场限环（FLR）终端结构的优化设计方法。这一方法给出了一种简单模拟结构用以绘制所谓的击穿电压-间距曲线，由这一曲线可以直接得到最优化结构，而不必进行试验也不易发生错误．由此种方法得到的结果与实验结果附合得非常好．我们在较大范围内对这一方法的适用性进行了研究，结果表明这一方法在中等电压范围FIR终端设计中非常有效。
|
| 关 键 词： | 场限环（FLR） 结终端 优化设计 器件模拟 |
| 文章编号： | 1000-5846（2006）02-0180-04 |
| 收稿时间： | 2005-10-20 |
| 修稿时间： | 2005-10-20 |
Research on Junction Termination Design for Power VDMOSFETs |
| |
| ZHANG Wen,ZHANG Jun-song.Research on Junction Termination Design for Power VDMOSFETs[J].Journal of Liaoning University(Natural Sciences Edition),2006,33(2):180-183. |
| |
| Authors: | ZHANG Wen ZHANG Jun-song |
| |
| Institution: | 1. Law School ; 2. The Department of Physics, Liaoning University, Shenyang 110036, China |
| |
| Abstract: | A design methodology for the optimal multiple-field-limiting-ring(FLR)termination structure is presented. In the methodology, a simple model structure is developed to find the so-called BV-spacing curve, from which the optimal structure can be obtained directly without trial and error. The results acquired by the methodology are in excellent agreement with the experimental results. The applicability of the methodology is also investigated in a wide scope, which shows that the methodology has a very good performance in the medium-voltage-range FLR termination design. |
| |
| Keywords: | Field limiting ring junction termination optimal design simulation |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
