| 基于正过零鉴相的全数字锁相环的研究 |
| |
| 引用本文： | 赵葵银,杨青.基于正过零鉴相的全数字锁相环的研究[J].湖南工程学院学报(自然科学版),2008,18(3):13-15. |
| |
| 作者姓名： | 赵葵银 杨青 |
| |
| 作者单位： | 湖南工程学院,电气信息学院,湖南,湘潭,411101 |
| |
| 摘 要： | 介绍了数字锁相的主要方法，对正过零鉴相TMS320LF2407的全数字锁相环进行了数学建模，得到了简化模型.其模型对数字锁相环的参数设计有着非常重要的指导意义.仿真结果证明了该数字锁相环模型的可行性、稳定性与快速性.为提高数字锁相环的准确性，给出了处理量化误差的方法.
|
| 关 键 词： | 正过零鉴相 全数字锁相环 逆变 载波 收敛 量化误差 |
Full Digital Phase-locked Loop Based on Positive Zero-crossing Phase Detection |
| |
| ZHAO Kui-yin,YANG Qing.Full Digital Phase-locked Loop Based on Positive Zero-crossing Phase Detection[J].Journal of Hunan Institute of Engineering(Natural Science Edition),2008,18(3):13-15. |
| |
| Authors: | ZHAO Kui-yin YANG Qing |
| |
| Institution: | (College of Elect. and Information, Hunan Institute of Engineering, Xiangtan 411101, China) |
| |
| Abstract: | The main methods of digital phase-locked are introduced.The mathematical modeling of full digital phase-locked loop based on positive zero-crossing phase detection by TMS320F240 digital signal processor is put forward,and the simplified model is presented too.The models can be important guidance of parameters design of digital phase-locked loop.Feasibility,stability and rapidity of the digital phase-locked loop are verified by simulation results.To improve the veracity of the digital phase-locked loop,the method of minimizing quantization error is given. |
| |
| Keywords: | positive zero-crossing phase detection full digital phase-locked loop inverter carry wave constringency guantization error |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
