| 基于 FPGA的高速雷达信号实时处理 |
| |
| 引用本文： | 李若铭,杨唐胜,柯仙胜. 基于 FPGA的高速雷达信号实时处理[J]. 世界科技研究与发展, 2012, 0(2): 233-236 |
| |
| 作者姓名： | 李若铭 杨唐胜 柯仙胜 |
| |
| 作者单位： | 1. 湖南大学电气与信息工程学院,长沙410082
2. 上海皮赛电子有限公司,上海200120 |
| |
| 基金项目： | 国家重大仪器专项（20827006）资助 |
| |
| 摘 要： | 介绍了一种实现高速雷达信号实时处理的 IP核的实现方法.将采样率为4G/S的雷达采样信号分为16路采样频率为250M/S的信号并行输入给 FPGA芯片.然后,在芯片内对这16路信号进行并行处理,完成采样信号与特征库信号的相关计算.首先介绍了快速相关计算的方法和重叠相加法的原理,给出了用 FPGA实现快速实时相关计算框图.通过平台测试和仿真计算,结果表明,设计满足资源、时序以及精度等各方面要求
|
| 关 键 词： | FPGA 并行处理 实时相关计算 重叠相加法 雷达 |
High-speed Real-time Radar Signal Processing Based on FPGA |
| |
| Affiliation: | LI Ruoming YANG Tangsheng KE Xlansheng ( 1. College of Electrical and Information Engineering, Hunan University, Changsha 410082 ; 2. Programmable System Ine, Shanghai 200120) |
| |
| Abstract: | An implementation method about the high-speed real-time radar signal processing IP core is described. The radar signal sampled at 4G/S sampling rate is divided into 16 sampling parallel signals at 250 M/S sampling rate as the FPGA input signals. Then, the 16 signals were processed in parallel in FPGA chip. The processing targets were to complete the related calculations between the radar signal and the characteristic signal. The artical described the method of rapid related calculation and the principle of overlap - add and gave out the fast real time related calculation diagram. By platform testing and the Simulation Calculating, the results show that the design met the resource, timing and precision requirements in all aspects. |
| |
| Keywords: | FPGA prallel processing real time correlation calculation overlap-add method radar |
| 本文献已被 维普 万方数据 等数据库收录！ |
|
