| 90nm CMOS工艺高速锁相环设计与优化 |
| |
| 引用本文： | 王征晨,王兴华,仲顺安. 90nm CMOS工艺高速锁相环设计与优化[J]. 北京理工大学学报, 2018, 38(1): 58-62. DOI: 10.15918/j.tbit1001-0645.2018.01.010 |
| |
| 作者姓名： | 王征晨 王兴华 仲顺安 |
| |
| 作者单位： | 北京理工大学信息与电子学院,北京市硅基高速片上系统工程技术研究中心,北京 100081;北京理工大学信息与电子学院,北京市硅基高速片上系统工程技术研究中心,北京 100081;北京理工大学信息与电子学院,北京市硅基高速片上系统工程技术研究中心,北京 100081 |
| |
| 基金项目： | 国家自然科学基金资助项目（61301006） |
| |
| 摘 要： | 基于TSMC90nm CMOS工艺设计了一款高速锁相环.为优化锁相环整体的相位噪声及参考杂散性能，分析了差分电荷泵和LC压控振荡器的相位噪声，并且讨论了多模分频器的设计方法.高速锁相环的整体芯片版图面积为490μm×990μm.测试结果表明，在频偏1MHz处的相位噪声为-90dBc，参考杂散为-56.797dBc.
|
| 关 键 词： | 锁相环 电荷泵 LC压控振荡器 相位噪声 |
| 收稿时间： | 2017-04-01 |
Design and Optimization of High Speed PLL Based on 90 nm CMOS Process |
| |
| WANG Zheng-chen,WANG Xing-hua and ZHONG Shun-an. Design and Optimization of High Speed PLL Based on 90 nm CMOS Process[J]. Journal of Beijing Institute of Technology(Natural Science Edition), 2018, 38(1): 58-62. DOI: 10.15918/j.tbit1001-0645.2018.01.010 |
| |
| Authors: | WANG Zheng-chen WANG Xing-hua ZHONG Shun-an |
| |
| Affiliation: | School of Information and Electronic, Beijing Institute of Technology, Beijing Silicon SoC Engineering Research Center, Beijing 100081, China |
| |
| Abstract: | A high speed phase locked loop (PLL) was designed based on TSMC 90 nm CMOS process.In order to optimize phase noise and reference spur,the main modules of PLL such as charge pump and LC voltage controlled oscillator (VCO) were analyzed and improved.The design method of multi-modulus divider (MMD) was studied in detail.The layout of the high speed PLL was optimized and whole chip area was arranged in 490 μm× 990 μm.The testing results show that,the in-band phase noise can reach-90 dBc at 1 MHz frequency offset and the reference spur is-56.797 dBc. |
| |
| Keywords: | phase-locked loop charge pump LC voltage controlled oscillator (VCO) phase noise |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
| 点击此处可从《北京理工大学学报》浏览原始摘要信息 |
|
点击此处可从《北京理工大学学报》下载全文 |
