| 基于VHDL语言的HDB3编译码器的一种实现方法 |
| |
| 引用本文： | 王素珍,王涛.基于VHDL语言的HDB3编译码器的一种实现方法[J].内蒙古师范大学学报(自然科学版),2006,35(3):300-303,307. |
| |
| 作者姓名： | 王素珍 王涛 |
| |
| 作者单位： | 青岛大学自动化工程学院电子信息与科学技术学系,山东青岛266071 |
| |
| 基金项目： | 青岛大学校科研和教改项目 |
| |
| 摘 要： | 针对复杂大规模可编程器件的特点，提出了一种新的HDB3编译码器的实现方法，在Quartus2.1开发软件环境下，采用硬件编程语言VHDL，实现了HDB3编译码器的设计，经过仿真验证，其功能符合HDB3编译码的要求．
|
| 关 键 词： | HDB3编译码 在系统可编程技术 VHDL语言 |
| 文章编号： | 1001-8735（2006）03-0300-04 |
| 收稿时间： | 2005-09-28 |
| 修稿时间： | 2005-09-28 |
A Way to Implement the HDB3 Encoding-decoding Based on VHDL Language |
| |
| WANG Su-zhen,WANG Tao.A Way to Implement the HDB3 Encoding-decoding Based on VHDL Language[J].Journal of Inner Mongolia Normal University(Natural Science Edition),2006,35(3):300-303,307. |
| |
| Authors: | WANG Su-zhen WANG Tao |
| |
| Institution: | Department of Electronic Information and Scientific Technology in Automatic Engineering College, Qingdao University, Qingdao University, 266071, China |
| |
| Abstract: | A way to Implement the HDB3 encoder-decoder was proposed and fulfilled by using VHDL language under the environment of Quartus 2.1. All the hard circuit of this design was integrated on the In-system programmable device, EPMT064SCL44--5 of ALTERA Company. Its function had been tested and verified. The conclusion was consistent with predicted HDB 3 Encoder-decoder. This system has advanced characteristic of maintaining and expanding. Compared with other ways, this design is a kind of new method. |
| |
| Keywords: | HDB 3 encoding-decoding in-system programmable technology VHDL language |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
