| 利用FPGA实现数字锁相及频率转换 |
| |
| 引用本文： | 龚建荣,李晓飞. 利用FPGA实现数字锁相及频率转换[J]. 南京邮电大学学报(自然科学版), 1998, 0(4) |
| |
| 作者姓名： | 龚建荣 李晓飞 |
| |
| 作者单位： | 南京邮电学院信息工程系 |
| |
| 摘 要： | 介绍了用ＦＰＧＡ（现场可编程门阵列）器件实现数字锁相环路和频率转换功能，分析了数字锁相环路的基本原理及实现过程，对设计实现过程中应注意的相关问题也作了具体讨论。
|
| 关 键 词： | 现场可编程门阵列，数字锁相环路，频率转换 |
The Implementation for DPLL and Frequency Translation with FPGA Devices |
| |
| Gong Jianrong Li Xiaofei. The Implementation for DPLL and Frequency Translation with FPGA Devices[J]. JJournal of Nanjing University of Posts and Telecommunications, 1998, 0(4) |
| |
| Authors: | Gong Jianrong Li Xiaofei |
| |
| Affiliation: | Gong Jianrong Li Xiaofei Department of Information Engineering,Nanjing Institute of posts and Telecommunications,210003,Nanjing,PRC |
| |
| Abstract: | An implementation of the functions, digital phase locked loop (DPLL) and frequency translation, with FPGA (Field Programmable Gate Array) is presented in this paper. The working principle and developing process of DPLL are analyzed and the problems in some aspects concerned in their design and implementation are also discussed. |
| |
| Keywords: | Field programmable gate array Digital phase locked loop Frequency translation |
| 本文献已被 CNKI 等数据库收录！ |
