首页 | 本学科首页   官方微博 | 高级检索  
     检索      

宽带快速跳频频率综合器的设计与实现
引用本文:李安顺,司锡才.宽带快速跳频频率综合器的设计与实现[J].应用科技,2009,36(1):34-38.
作者姓名:李安顺  司锡才
作者单位:哈尔滨工程大学,信息与通信工程学院,黑龙江,哈尔滨,150001
摘    要:具有高稳定高频率转换速度的宽频带频率综合器是现在电子战系统的关键技术之一。采用最新的直接数字频率合成技术作为频率综合器的频率源可产生高速、高稳、高精、低噪的参考频率,使用倍频器提升频率和带宽,用高速DSP作为伪码计算和控制字发生器以及FPGA作为系统控制核心,可设计出一款跳频速度很快的宽带跳频频率综合器;还给出了高速PCB板设计的关键技术。

关 键 词:高速跳频  数字频率合成  倍频器  伪随机码  大规模可编程逻辑阵列

Design of broadband fast frequency hopping synthesizer
LI An-shun,SI Xi-cai.Design of broadband fast frequency hopping synthesizer[J].Applied Science and Technology,2009,36(1):34-38.
Authors:LI An-shun  SI Xi-cai
Institution:(College of Information and Communication Engineering, Harbin Engineering University, Harbin 150001, China)
Abstract:The broadband fast frequency hopping synthesizer, which has the advantages of high stability and fast frequency hopping, is now one of the key technologies of the electronic warfare system. Using the latest technology of direct digital frequency synthesizer with the frequency source can produce reference frequency which is of high speed, high stability, high precision and low noise, and the use of frequency multiplier can increase the frequency and bandwidth. Using DSP as the PN code calculator and control word generator, and FPGA as the control centre, a broadband fast frequency hopping synthesizer can be designed. This paper also presents some key technologies for the design of high-speed PCB.
Keywords:fast frequency hopping  DDS  frequency multiplier  PN code  FPGA
本文献已被 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号