Implementation of PCS Sublayer in EPON Upstream Using FPGA
Abstract:
Up to now no ASIC chips can be applied to EPON upstream physical layer directly, neither can PCS sublayer. Therefore it is important to develop a programmable chip for this application. This paper deals with an implementation of PCS sublayer in upstream by using FPGA. The design approach is proposed and simulation results presented.