| SPARC V8处理器中存储管理单元的设计 |
| |
| 引用本文： | 肖建青.SPARC V8处理器中存储管理单元的设计[J].科学技术与工程,2010,10(31). |
| |
| 作者姓名： | 肖建青 |
| |
| 作者单位： | 西安微电子技术研究所,西安,710054 |
| |
| 摘 要： | 存储管理单元MMU(Memory Management Unit)是各种微处理器用以实现虚拟存储的关键部件。针对SPARCV8结构处理器的需求,提出一种MMU的设计方案。分析了虚拟地址到物理地址的映射关系,通过采用转换后备缓冲区TLB(Translation Lookaside Buffer)加快了SPARCV8处理器在多任务处理时虚实地址的转换;以页式存储为依据,为页面的读、写、执行等访问提供了保护机制;并在异常发生时根据访问类型进行相应的异常处理。结论表明,该设计方案是可行的、有效的;并且可作为其它处理器MMU设计的基础。
|
| 关 键 词： | 存储管理单元 虚拟地址 物理地址 转换后备缓冲区 多任务 |
| 收稿时间： | 8/3/2010 12:50:00 AM |
| 修稿时间： | 8/3/2010 12:50:00 AM |
Design of Memory Management Unit in SPARC V8 Processor |
| |
| xiaojianqing.Design of Memory Management Unit in SPARC V8 Processor[J].Science Technology and Engineering,2010,10(31). |
| |
| Authors: | xiaojianqing |
| |
| Institution: | XIAO Jian-qing,LI Hong-qiao,ZHANG Xun-ying,GONG Long-qing*(Xi'an Microelectronics Technique Institute,Xi'an 710054,P.R.China) |
| |
| Abstract: | Memory management unit is an important component of microprocessor which implements virtual memory.To satisfy the need of processor based on SPARC V8 architecture,a design of MMU is proposed.The mapping from any virtual address to a physical address is analyzed,the address translation using TLB to realize Multitask in SPARC V8 processor is speeded up.Through paged virtual memory,this design provided a protection mechanism for page-level read,write and execution,and dealt with corresponding exceptional event... |
| |
| Keywords: | MMU virtual address physical address TLB multitask |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
| 点击此处可从《科学技术与工程》浏览原始摘要信息 |
| 点击此处可从《科学技术与工程》下载免费的PDF全文 |
|
