首页 | 本学科首页   官方微博 | 高级检索  
     

入侵检测中模式匹配算法的FPGA实现
引用本文:郭军,笹尾勤. 入侵检测中模式匹配算法的FPGA实现[J]. 系统仿真学报, 2007, 19(14): 3215-3217,3229
作者姓名:郭军  笹尾勤
作者单位:1. 西北大学信息技术学院计算机科学系,西安,710069;九州工业大学电子与计算机科学系,日本,北九州,8208502
2. 九州工业大学电子与计算机科学系,日本,北九州,8208502
基金项目:陕西省教育厅资助项目;国家自然科学基金
摘    要:基于软件实现的入侵检测技术在高速网应用中容易引起瓶颈,根据入侵检测的应用特点,提出了一种关键字长度可变、内容可重置的并行模式匹配硬件实现方法,详细论述了用FPGA设计实现了这种方法的技术途径,通过一个设计实例仿真分析表明,这种硬件模式匹配技术设计灵活方便,匹配速度快,资源利用率较高,在高速网络应用领域具有较高的实用价值。

关 键 词:入侵检测  模式匹配  并行算法  硬件技术
文章编号:1004-731X(2007)14-3215-03
收稿时间:2006-05-30
修稿时间:2006-05-302006-11-03

FPGA-based Pattern Matching for Network Intrusion Detection System
GUO Jun,Tsumo Sasao. FPGA-based Pattern Matching for Network Intrusion Detection System[J]. Journal of System Simulation, 2007, 19(14): 3215-3217,3229
Authors:GUO Jun  Tsumo Sasao
Affiliation:1.School of Information Technology, Northwest University, Xian 710069, China; 2.Department of Electronics and Computer Science, Kyushu Institute of Technology, Kyushu 8208502, Japan
Abstract:Intrusion detection systems(IDS)are crucial in network security today.Software-based IDS could not meet the bandwidth requirements of modern high speed Network because the pattern matching program is prone to cause bottleneck in the case of large database.Hardware techniques are desired to be a good way to solve this problem.According to the characteristics of IDS,a parellel matching architecture was proposed,which was suitable for variable-length matching and keywords reconfiguration.The techniques to realized it with FPGA was discussed.An example was developed by this method and the simulation results indicate that the matching speed is very high and the FPGA resource usage is effective.Therefore the techniques are valuable and helpful for many applications in the fields of high speed network.
Keywords:FPGA
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号