| 基于MC145159的PLL频率合成器设计与实现 |
| |
| 引用本文： | 肖运虹,柯璇.基于MC145159的PLL频率合成器设计与实现[J].山西大学学报(自然科学版),2006,29(1):36-39. |
| |
| 作者姓名： | 肖运虹 柯璇 |
| |
| 作者单位： | 江汉大学,物理与信息工程学院,湖北,武汉,430056 |
| |
| 摘 要： | 介绍了锁相环路频率合成器的基本原理,分析了集成锁相环芯片M C 145159的工作特性,给出了集成锁相环芯片M C 145159的一个应用实例,为高频频率合成器的设计提供了一个较好的思路.测试结果证明了设计的合理性与实用性,系统频率稳定度优于10-7.
|
| 关 键 词： | 锁相环 频率合成器 |
| 文章编号： | 0253-2395(2006)01-0036-04 |
| 收稿时间： | 2005-03-01 |
| 修稿时间： | 2005-09-27 |
Design and Realization of PLL Frequency Synthesizer Based on MC145159 |
| |
| XIAO Yun-hong,KE Xuan.Design and Realization of PLL Frequency Synthesizer Based on MC145159[J].Journal of Shanxi University (Natural Science Edition),2006,29(1):36-39. |
| |
| Authors: | XIAO Yun-hong KE Xuan |
| |
| Institution: | College of Physics and Information Engineering, Jianghan University, Wuhan 430056, China |
| |
| Abstract: | The principle of phase locked loop frequency synthesizer and analyzes the performance characteristics of PLL chip MC145159 are introduced.An example that a phase locked loop frequency synthesizer is designed with PLL chip MC145159 is presented.This application supplies a good design method for high frequency synthesizer.The exqerimental results prove that the design is reasonable and practicable.The frequency stability of this system is better than 10~(-7). |
| |
| Keywords: | MC145159 |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
