首页 | 本学科首页   官方微博 | 高级检索  
     

高清晰度数字电视中的符号定时检测算法
引用本文:艾渤,葛建华,赵妍妮. 高清晰度数字电视中的符号定时检测算法[J]. 华中科技大学学报(自然科学版), 2003, 31(1): 70-73
作者姓名:艾渤  葛建华  赵妍妮
作者单位:西安电子科技大学综合业务网国家重点实验室
基金项目:国家重点科研项目———数字视频广播关键技术研究基金资助项目
摘    要:分析研究了欧洲数字视频地面广播(DVB-T)系统,提出了基于FPGA的COFDM接收机同步解决方案,对该方案中的符号定时同步,步骤同步和采样钟同步作了简要阐述了,经大量的同步算法仿真分析,提出一种新的符号定时检测算法:通过设置门限、保持窗宽和相应时延可准确估计符号起始位置及频偏,相应的FPGA硬件电路经高清晰度数字电视功能样机调试证明,该算法实现复杂度低且性能优良。

关 键 词:符号定时检测算法 高清度数字电视 正交频分复用 现场可编程门阵列 符号定时同步 频率同步
文章编号:1671-4512(2003)01-0070-04
修稿时间:2002-07-11

Algorithm for symbol timing detection in HDTV
Ai Bo Ge Jianhua Zhao Yanni. Algorithm for symbol timing detection in HDTV[J]. JOURNAL OF HUAZHONG UNIVERSITY OF SCIENCE AND TECHNOLOGY.NATURE SCIENCE, 2003, 31(1): 70-73
Authors:Ai Bo Ge Jianhua Zhao Yanni
Abstract:This paper presented a synchronization scheme for COFDM receiver easy to be implemented with FPGA by analyzing the European Digital Video Broadcasting system. The symbol timing recovery, frequency and sample clock synchronization in this scheme were described. A new symbol timing detection algorithm was proposed through lots of computer simulation results. Symbol initial position and frequency offset can be estimated in high accuracy by setting the gate value, remaining the window width and the corresponding time delay. FPGA hardware circuit of this algorithm in the functional HDTV testing process shows its low complexity and excellent performance.
Keywords:High Definition TV (HDTV)  Coded Orthogonal Frequency Division Multiplexing (COFDM)  Field Programmable Gate Array (FPGA)  symbol timing detection
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号