Verilog HDL modeling and design of 10Gb/s SerDes full rate CDR in 65nm CMOS |
| |
Affiliation: | [1]Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, P. R. China [2]Zhongxing Telecom Equipment Corporation, Shenzhen 518055, P. R. China |
| |
Abstract: | Phase locked loop(PLL) is a typical analog-digital mixed signal circuit and a method of conducting a top level system verification including PLL with standard digital simulator becomes especially significant.The behavioral level model(BLM) of the PLL in Verilog-HDL for pure digital simulator is innovated in this paper,and the design of PLL based clock and data recovery(CDR)circuit aided with jitter attenuation PLL for SerDes application is also presented.The CDR employs a dual-loop architecture where a frequency-locked loop acts as an acquisition aid to the phase-locked loop.To simultaneously meet jitter tolerance and jitter transfer specifications defined in G.8251 of optical transport network(ITU-T OTN),an additional jitter attenuation PLL is used.Simulation results show that the peak-to-peak jitter of the recovered clock and data is 5.17 ps and 2.3ps respectively.The core of the whole chip consumes 72 mA current from a 1.0V supply. |
| |
Keywords: | Verilog-HDL behavioral level model ( BLM) phase locked loops ( PLL) clock and data recovery (CDR) |
本文献已被 CNKI 维普 等数据库收录! |
|