Design and simulation of a Torus topology for network on chip |
| |
Authors: | Wu Chang [Author Vitae] [Author Vitae] Chai Song [Author Vitae] |
| |
Institution: | DSP Lab, School of Communication and Information Engineering, Univ. of Electronic Science and Technology of China, Chengdu 610054, P. R. China |
| |
Abstract: | Aiming at the applications of NOC (network on chip) technology in rising scale and complexity on chipsystems, a Torus structure and corresponding route algorithm for NOC is proposed. This Torus structure improvestraditional Torus topology and redefines the denotations of the routers. Through redefining the router denotationsand changing the original router locations, the Torus structure for NOC application is reconstructed. On the basisof this structure, a dead-lock and live-lock free route algorithm is designed according to dimension increase. SystemC is used to implement this structure and the route algorithm is simulated. In the four different traffic patterns, average, hotspot 13%, hotspot 67% and transpose, the average delay and normalization throughput of this Torusstructure are evaluated. Then, the performance of delay and throughput between this Torus and Mesh structure iscompared. The results indicate that this Torus structure is more suitable for NOC applications. |
| |
Keywords: | network on chip Torus route System C simulation |
本文献已被 维普 ScienceDirect 等数据库收录! |
|