| 乘法器模块在FPGA中的实现 |
| |
| 引用本文： | 李彦孚,宋路.乘法器模块在FPGA中的实现[J].长春大学学报,2012(8):933-936. |
| |
| 作者姓名： | 李彦孚 宋路 |
| |
| 作者单位： | 长春理工大学电子信息工程学院 |
| |
| 摘 要： | 作为数字信号处理领域的基本运算单元，乘法器在其中起到了至关重要的作用。本文设计了三种基于FPGA的数字乘法器模块，包括传统乘法器，LUT乘法器和Booth算法的乘法器，利用Modelsim仿真软件分别对三种算法进行了仿真，并用QuartusⅡ软件对所编写的Verilog程序进行编译综合，这里用到的FPGA芯片是Altera公司生产的cycloneⅡ器件，最后对结果进行了说明。
|
| 关 键 词： | 数字信号处理 LUT乘法器 Booth乘法器 FPGA |
The Realization of Multiplier Module in FPGA |
| |
| LI Yan-fu,SONG Lu.The Realization of Multiplier Module in FPGA[J].Journal of Changchun University,2012(8):933-936. |
| |
| Authors: | LI Yan-fu SONG Lu |
| |
| Institution: | (School of Electronics and Information Engineering,Changchun University of Science and Technology,Changchun 130022,China) |
| |
| Abstract: | As the basic computing unit in digital signal processing area,multiplier plays a crucial role.This paper designs three digital multiplier modules based on FPGA,including traditional multiplier,LUT multiplier and Booth algorithm multiplier.With Modelsim simulation software,the three algorithms are simulated,and the written Verilog program is compiled with QuartusII software,here the FPGA chip used is the cycloneII device produced by Altera Company,finally the results are illustrated. |
| |
| Keywords: | digital signal processing LUT multiplier Booth multiplier FPGA |
| 本文献已被 CNKI 维普 等数据库收录！ |
