| 数字竞赛抢答器的设计与实现 |
| |
| 引用本文： | 王思淼,陈战胜,胡正坤.数字竞赛抢答器的设计与实现[J].齐齐哈尔大学学报(自然科学版),2013(2):33-36. |
| |
| 作者姓名： | 王思淼 陈战胜 胡正坤 |
| |
| 作者单位： | 北京联合大学应用科技学院;北京交通大学计算机与信息技术学院 |
| |
| 基金项目： | 北京市职业教育分级制改革项目(No.JJH2011382);北京联合大学党建课题(No.dj201114);高职能力提升项目(No.11107541828);“启明星”大学生科技创新项目(No.12205994104);高职计算机基础课程质量提高项目(No.11107541822,No.11107541313);北京联合大学新起点计划项目资助 |
| |
| 摘 要： | 基于数字时序控制电路原理,采用元器件设计实现了一种显示倒计时的数字竞赛抢答器。该抢答器由组合逻辑电路中的编码器、锁存器、译码器,时序逻辑电路中的计数器和555定时器组合而成。该抢答器具有手动复位功能,倒计时功能和显示功能。经测试表明,该抢答器可以准确显示倒计时时间和抢答号码,反应灵敏,工作性能稳定可靠。
|
| 关 键 词： | 时序控制 倒计时 抢答器 |
Design and implementation of digital competition responder |
| |
| WANG Si-miao,CHEN Zhan-sheng,HU Zheng-kun.Design and implementation of digital competition responder[J].Journal of Qiqihar University(Natural Science Edition),2013(2):33-36. |
| |
| Authors: | WANG Si-miao CHEN Zhan-sheng HU Zheng-kun |
| |
| Institution: | 1(1.School of Applied and Technology,Beijing Union University,Beijing 102200,China;2.School of Computer and Information Technology,Beijing Jiaotong University,Beijing 100044,China) |
| |
| Abstract: | Design and Implement a digital contest responder using component,based on the digital timing-sequential control circuit principle.The responder is composed of encoder,latch,decoder in combinational logic circuit,counter and 555 timer in time-sequential logic circuit.The component has manual reset function,countdown and display features.Tests showed that the responder can accurately displays the countdown time and responder number,responsive,stable and reliable performance. |
| |
| Keywords: | sequential control count down digital competition responder |
| 本文献已被 CNKI 维普 等数据库收录！ |
|
