| 将VHDL语言引入数字电路教学的探讨 |
| |
| 引用本文： | 董佳辉.将VHDL语言引入数字电路教学的探讨[J].科技信息,2009(15):33-33. |
| |
| 作者姓名： | 董佳辉 |
| |
| 作者单位： | 陕西工业职业技术学院; |
| |
| 摘 要： | 论述了在＂数字电路＂教学和实验中普及VHDL语言的必然性和必要性,对VHDL硬件描述语言的授课和实验方法作了初步探索。
|
| 关 键 词： | VHDL语言 教学 MAX+PlusⅡ 实验 |
Exploration on Introducing VHDL into Digital Circuits Teaching |
| |
| DONG Jia-hui.Exploration on Introducing VHDL into Digital Circuits Teaching[J].Science,2009(15):33-33. |
| |
| Authors: | DONG Jia-hui |
| |
| Institution: | ShanXi Polytechnic Institute;Xianyang Shanxi;712000 |
| |
| Abstract: | This paper discoursed upon the inevitability and essentiality of dissemination VHDL in teaching and experiment of digital circuits.It also explored the way of VHDL teaching and experiments. |
| |
| Keywords: | VHDL language Teaching MAX+PlusII Experiment |
| 本文献已被 CNKI 维普 等数据库收录！ |
