| 基于FPGA的视频拼接系统的硬件设计 |
| |
| 引用本文： | 芮东峰,宗德.基于FPGA的视频拼接系统的硬件设计[J].应用科技,2013(6):63-68. |
| |
| 作者姓名： | 芮东峰 宗德 |
| |
| 作者单位： | [1]哈尔滨铁路局建设管理处,黑龙江哈尔滨150001 [2]哈尔滨工程大学信息与通信工程学院,黑龙江哈尔滨150001 |
| |
| 基金项目： | 国家自然科学基金资助项目（61102038）. |
| |
| 摘 要： | 针对大屏幕视频拼接在物联网、智能交通网等领域中需求越来越大的问题，设计了一套基于FPGA的视频拼接系统．该系统选用Xillinx公司的Spartan．6作为处理器，配备以Micron公司高速DDR2SDRAM存储芯片，支持高清VGA和DVI接口，提供2个视频输入通道和4个视频拼接输出通道，详细分析了系统组成及功能，并给出系统硬件设计及实现方法．
|
| 关 键 词： | 视频拼接 硬件设计 DDR2 视频图形陈列 数字显示接口 |
The hardware design of video splicing system based on FPGA |
| |
| RUI Dongfeng,ZONG De.The hardware design of video splicing system based on FPGA[J].Applied Science and Technology,2013(6):63-68. |
| |
| Authors: | RUI Dongfeng ZONG De |
| |
| Institution: | 1. Construction Management Office, Harbin Railways Bureau, Harbin 150001, China 2. College of Information and Communication Engineering, Harbin Engineering University, Harbin 150001, China |
| |
| Abstract: | A video splicing system based on FPGA was designed for growing demand of the large-screen video spli- cing in the field of Internet of Things, and intelligent transportation networks. The core of the video system with Xil- inx＇s FPGA-XC6SLX100, equipped with Micron＇s high-speed DDR2 SDRAM memory chips, supports high-defini- tion VGA and DVI interface, providing two video input channels and four video output channels. This paper analy- zes the composition and function of the system, and gives the specific design and implementation of the hardware. |
| |
| Keywords: | video splicing hardware design DDR2 VGA digital visual interface |
| 本文献已被 维普 等数据库收录！ |
