| ReSim:一个面向可重构处理器的仿真平台 |
| |
| 引用本文： | 戴鹏,魏来,辛灵轩,王新安,张兴.ReSim:一个面向可重构处理器的仿真平台[J].北京大学学报(自然科学版),2011,47(2):231-237. |
| |
| 作者姓名： | 戴鹏 魏来 辛灵轩 王新安 张兴 |
| |
| 作者单位： | 北京大学深圳研究生院集成微系统科学工程与应用重点实验室; |
| |
| 基金项目： | 863计划(2009AA01Z127)资助 |
| |
| 摘 要： | 针对可重构处理器ReMAP(reconfigurable multimedia array processor)面向视频高清编解码提出的灵活互联、计算资源密集、易于扩展的结构优化需求,提出了一个基于模块化分层设计、时钟周期精确的可重构处理器仿真平台ReSim.该仿真器基于3级软件框架层次搭建,设计了可快速仿真多种互联结...
|
| 关 键 词： | 仿真器 时钟精确 可重构处理器 指令集 计算模型 |
ReSim:A Simulator Platform for Reconfigurable Processor |
| |
| DAI Peng,WEI Lai,XIN Lingxuan,WANG Xinan,ZHANG Xing.ReSim:A Simulator Platform for Reconfigurable Processor[J].Acta Scientiarum Naturalium Universitatis Pekinensis,2011,47(2):231-237. |
| |
| Authors: | DAI Peng WEI Lai XIN Lingxuan WANG Xinan ZHANG Xing |
| |
| Institution: | Key Lab of Integrated Micro System Science Engineering and Application,Shenzhen Graduate School of Peking University,Shenzhen 518055; |
| |
| Abstract: | A hierarchically modularized design based clock accurate simulator platform ReSim is proposed for the flexible interconnection,expandability and dense computational characteristics of reconfigurable processor ReMAP.The simulator is designed under three hierarchy software framework,which contains interconnect modules to accelerate various interconnection architecture evaluation,control modules to simulate different compute model.The simulator can quickly establish the reconfigurable processor model and test ... |
| |
| Keywords: | simulator clock accurate reconfigurable processor instruction set computation model |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
