Design and implementation of a DSP with multi-level low power strategies for cochlear implants |
| |
| Authors: | Mai Songping Zhang Chun Chao Jun Wang Zhihua |
| |
| Institution: | 1. Department of Electronic Engineering,Tsinghua University,Beijing 100084,P.R.China
2. Institute of Microelectronics,Tsinghua University,Beijing 100084,P.R.China |
| |
| Abstract: | This paper presents the design and implementation of a low power digital signal processor(THUCID- SP-1)targeting at application for cochlear implants.Multi-level low power strategies including algorithm optimization,operand isolation,clock gating and memory partitioning are adopted in the processor design to reduce the power consumption.Experimental results show that the complexity of the Continuous Inter- leaved Sampling(CIS)algorithm is reduced by more than 80% and the power dissipation of the hardware al... |
| |
| Keywords: | digital signal processor (DSP) cochlear implant (CI) low power algorithm optimization operand isolation clock gating memory partitioning |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
