首页 | 本学科首页   官方微博 | 高级检索  
     


Design and realization of synchronization circuit for GPS software receiver based on FPGA
Authors:Xiaolei Yu  Yongrong Sun  Jianye Liu  Jianfeng Miao
Affiliation:1. Navigation Research Center, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, P. R. China;Faculty of Science and Technology, Deakin University, Geelong VIC 3217, Australia
2. Navigation Research Center, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, P. R. China
3. Navigation Research Center, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, P. R. China;Department of Land Surveying & Geo-lnformatics, Hong Koug Polytechnic University, Hong Kong,
Abstract:With research on the carrier phase synchronization and symbol synchronization algorithm of demodulation module, a synchronization circuit system is designed for GPS software receiver based on field programmable gate array (FPGA), and a series of experiment is done on the hardware platform. The result shows the all-digital synchronization and demodulation of GPS intermediate frequency (IF) signal can be realized and applied in embedded real-time GPS software receiver system. It is verified that the decision-...
Keywords:software receiver  synchronization circuit  field programmable gate array  GPS  joint tracking algorithm
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《系统工程与电子技术(英文版)》浏览原始摘要信息
点击此处可从《系统工程与电子技术(英文版)》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号