| 可重构视频编解码处理器ReMAP设计 |
| |
| 引用本文： | 戴鹏,雍珊珊,王新安,张兴.可重构视频编解码处理器ReMAP设计[J].北京大学学报(自然科学版),2011,47(3):418-426. |
| |
| 作者姓名： | 戴鹏 雍珊珊 王新安 张兴 |
| |
| 作者单位： | 北京大学深圳研究生院集成微系统科学工程与应用重点实验室,深圳,518055 |
| |
| 基金项目： | 863计划(2009AA01Z127)资助 |
| |
| 摘 要： | 针对当前视频高清编解码的计算密集性、并行性和数据局部性的特点,提出一个粗粒度的可重构处理器ReMAP-2.该处理器由一个可重构的计算单元阵列构成,通过由临近直联和分段式总线组成的互联网络完成数据通信任务,具有良好的扩展性.计算阵列针对不同应用,通过加载不同配置信息流实时改变运算单元的计算功能和连接方式,支持多种格式的视...
|
| 关 键 词： | 可重构处理器 H.264 编解码 DCT 动态重构 |
Design of Reconfigurable Processor ReMAP for Video Codec |
| |
| DAI Peng,YONG Shanshan,WANG Xin'an,ZHANG Xing.Design of Reconfigurable Processor ReMAP for Video Codec[J].Acta Scientiarum Naturalium Universitatis Pekinensis,2011,47(3):418-426. |
| |
| Authors: | DAI Peng YONG Shanshan WANG Xin'an ZHANG Xing |
| |
| Institution: | Key Lab of Integrated Microsystem Science Engineering and Application,Shenzhen Graduate School,Peking University,Shenzhen 518055 |
| |
| Abstract: | A coarse-grain reconfigurable processor ReMAP-2 is proposed for video codec applications which shares several important characteristics: compute intensity,parallelism,and locality.ReMAP-2 comprises of a reconfigurable array of processing elements and interconnect network with neighborly connect and segment buses,which possesses good scalability.The architecture can change the function of processing elements and the data path of the reconfigurable array by uploading different configuration stream for differe... |
| |
| Keywords: | reconfigurable processor H 264 codec DCT dynamic reconfiguration |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
