首页 | 本学科首页   官方微博 | 高级检索  
     检索      

新的面积有效的整数平方根电路设计
引用本文:刘丽娟,邹雪城,陈朝阳,沈绪榜.新的面积有效的整数平方根电路设计[J].华中科技大学学报(自然科学版),2005,33(4):44-46.
作者姓名:刘丽娟  邹雪城  陈朝阳  沈绪榜
作者单位:华中科技大学,图像识别与人工智能研究所,湖北,武汉,430074
摘    要:针对参数化的整数平方根电路设计方法在位宽较小时存在的问题,提出了位宽为8的面积有效的整数平方根电路设计方法.首先,通过对一些平方数据的分析,找出了按照四舍五入原则计算其整数平方根的取值范围;然后,根据取值范围的不同,把平方根计算以全部选择电路实现,仿真结果表明,相对于参数化的快速收敛平方根算法有Modelsim 5 .6提供的平方根算法,提出的方法频率适中、误差较小、并具有较小的面积和延迟,适用于工作频率适中、对计算速度和面积要求较高的场合.

关 键 词:电路设计  整数平方根  面积  全部选择电路
文章编号:1671-4512(2005)04-0044-03
修稿时间:2003年12月4日

Area-efficient integer square root algorithm
Liu Lijuan,Zou Xuecheng,Chen Chaoyang,Shen Xubang.Area-efficient integer square root algorithm[J].JOURNAL OF HUAZHONG UNIVERSITY OF SCIENCE AND TECHNOLOGY.NATURE SCIENCE,2005,33(4):44-46.
Authors:Liu Lijuan  Zou Xuecheng  Chen Chaoyang  Shen Xubang
Institution:Liu Lijuan Zou Xuecheng Chen Chaoyang Shen Xubang Liu Lijuan Doctoral Candidate, Institute for Pattern Recognition & AI,Huazhong Univ. of Sci. & Tech.,Wuhan 430074,China.
Abstract:Area-Efficient integer square root algorithm was implemented to overcome the problems in a parameterized integer square root design for small bit-width. Some square data and the data ranges corresponding to their integer roots were analyzed by rounding the square root. According to the ranges, their square roots were computed in multiplex circuits. Simulation and synthesis results show that the proposed method has a moderate working frequency, smaller computation error, smaller area and latency compared with parameterized fast convergence integer square root algorithm and the square root algorithm provided by Modelsim 5.6, being suitable in the case that requires high computing speed and small areas with a proper frequency.
Keywords:circuits design  integer square root  area  field programmable gate arra(FPGA)
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号