| 基于DSP与FPGA的实时数字信号处理系统设计 |
| |
| 引用本文： | 袁俊泉,皇甫堪.基于DSP与FPGA的实时数字信号处理系统设计[J].系统工程与电子技术,2004,26(11):1561-1563. |
| |
| 作者姓名： | 袁俊泉 皇甫堪 |
| |
| 作者单位： | 国防科技大学电子科学与工程学院,湖南,长沙,410073 |
| |
| 摘 要： | 针对测速雷达实时数字信号处理系统的设计问题,提出了一种基于DSP与FPGA的设计新方法。实时信号处理系统中,低层的信号处理算法处理速度要求高,但运算结构相对简单,适用于FPGA进行硬件实现。而高层处理算法控制结构复杂,通信机制强大,适用于DSP软件编程处理。首先简单介绍了该系统所使用DSP的特点,然后对系统的硬件结构及其软件处理进行了详细说明,最后通过实验结果验证了设计新方法的有效性。
|
| 关 键 词： | 测速雷达 实时信号处理 数字信号处理 现场可编程门阵列 |
| 文章编号： | 1001-506X(2004)11-1561-03 |
| 修稿时间： | 2003年8月14日 |
Design of real-time digital signal processing system based on DSP and FPGA |
| |
| YUAN Jun-quan,HUANGFU Kan.Design of real-time digital signal processing system based on DSP and FPGA[J].System Engineering and Electronics,2004,26(11):1561-1563. |
| |
| Authors: | YUAN Jun-quan HUANGFU Kan |
| |
| Abstract: | A new method is presented to implement the velocity radar real-time digital signal processing system based on DSP and FPGA. In a real-time signal processing system, the low-lying signal processing algorithm fits hardware realization using FPGA because it requires high processing speed and simple computational structure, while the high-lying signal processing algorithm fits software processing with DSP because of its complex control structure and mighty communication mechanism. First the properties of DSP are introduced brieths. Then hardware structure and software processing are described in detail. Finally experimental results are given. |
| |
| Keywords: | velocity radar real-time signal processing digital signal processing field programmable gate arrays |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
