| PET系统时钟的设计方案探究 |
| |
| 引用本文： | 宋宗云.PET系统时钟的设计方案探究[J].山西科技,2009(6):107-108. |
| |
| 作者姓名： | 宋宗云 |
| |
| 作者单位： | 山西长城微光器材股份有限公司,山西太原,030012 |
| |
| 摘 要： | 文章通过对目前系统时钟的几种设计方案的比较，认为有锁相环（PLL）的专用时钟系统芯片，能产生多类时钟标准、多种时钟频率和多路时钟驱动，且具有稳定的性能，成为高性能时钟系统的解决方案。
|
| 关 键 词： | PET 系统时钟 晶体振荡器 锁相环 FPGA |
Probes into the Design of the System Clock of PET |
| |
| Song Zongyun.Probes into the Design of the System Clock of PET[J].Shanxi Science and Technology,2009(6):107-108. |
| |
| Authors: | Song Zongyun |
| |
| Institution: | Song Zongyun |
| |
| Abstract: | After a comparison of the currently used system clocks, the paper proposes that the special clock system chip of PLL can have the clock drives of many standards and frequencies of clocks and is stable, and can be a good-performance clock system. |
| |
| Keywords: | PET FPGA |
| 本文献已被 维普 万方数据 等数据库收录！ |
