| Ethernet over PDH技术中GFP封装模块的设计与实现 |
| |
| 引用本文： | 郭振雨,徐东明,刘宇. Ethernet over PDH技术中GFP封装模块的设计与实现[J]. 科技信息, 2010, 0(1) |
| |
| 作者姓名： | 郭振雨 徐东明 刘宇 |
| |
| 作者单位： | 西安邮电学院通信工程系; |
| |
| 摘 要： | 介绍Ethernet over PDH技术中GFP封装模块的设计,该设计遵循ITU-TG.7041[1]制定的GFP协议,可作为通用模块完成以太网MAC帧封装和解封装过程,应用于各种非以太网线路传输以太网数据的场合。本设计提供cHEC单bit纠错功能、将突发的以太网传输变为流畅、连续的数据流。设计采用Modelsim仿真工具完成功能仿真,通过Xilinx的XC3S1400AFT256-5芯片完成验证,并成功应用于一款以太网转多路E1芯片。
|
| 关 键 词： | GFP封装 以太网 单bit纠错 速率匹配 |
Design and Implement to GFP Module Encapsulation Applied to Ethernet Over PDH |
| |
| GUO Zhen-yu XU Dong-ming LIU Yu. Design and Implement to GFP Module Encapsulation Applied to Ethernet Over PDH[J]. Science, 2010, 0(1) |
| |
| Authors: | GUO Zhen-yu XU Dong-ming LIU Yu |
| |
| Affiliation: | GUO Zhen-yu XU Dong-ming LIU Yu |
| |
| Abstract: | This paper presents a design to GFP module encapsulation applied to Ethernet over PDH, the design accordant with the GFP protocol ITU-TG.7041 and implements GFP encapsulation and decapsulation, it can be used to transmit Ethernet MAC frame on other transport medium. This GFP framer provides one bit error correction for CHEC, Idle frame process for rate adaptation. The design has been simulated with Modelsim, implemented and verificated by XC3S1400AFT256-5 of Xilinx. |
| |
| Keywords: | GFP encapsulation Ethernet One bit error correction Rate adaptation |
| 本文献已被 CNKI 等数据库收录！ |
