首页 | 本学科首页   官方微博 | 高级检索  
     


Design hardware calculator in PWM peripherals of nios II with verilog HDL
Authors:XU Yang  XIANG Min
Affiliation:College of Automation, Chongqing University of Posts and Telecommunication, Chongqing 400065, P.R.China
Abstract:The Plus Width Module (PWM) in microprocessors is commonly used in motor control field. If the ordinary PWM peripherals output PWM waveform, the software must calculate the period and duty cycle number based on the microprocessor's system clock cycle first, and then write them into the registers. As all known, the microprocessor without hardware calculator consume very long time in multiplication and division. In order to reduce the CPU's running time, a calculation hardware unit was designed to calculate the waveform parameters. The software only need to write the period (Hz units) to the period register and the duty cycle (% units)to its register. This hardware unit was designed with Verilog HDL and running in the Nios II system successfully.
Keywords:PWM  verilog HDL  hardware calculator  nios II
本文献已被 维普 万方数据 等数据库收录!
点击此处可从《重庆邮电大学学报(自然科学版)》浏览原始摘要信息
点击此处可从《重庆邮电大学学报(自然科学版)》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号