| 一种快速响应锁相环的设计 |
| |
| 引用本文： | 戴文瑞,郑绳楦.一种快速响应锁相环的设计[J].燕山大学学报,1992(2). |
| |
| 作者姓名： | 戴文瑞 郑绳楦 |
| |
| 作者单位： | 东北重型机械学院计算机工程系，东北重型机械学院计算机工程系 |
| |
| 摘 要： | 本文提出了一种快速响应锁相环的设计,采用电压/周期转换器作为控制部件,可以在参考脉冲的两个周期内使环路达到锁定,并解决了PLL低频稳定问题.实验验证了方案的正确性.
|
| 关 键 词： | 锁相环 时间最优控制 频率合成器 |
Design for Fast-Response Phase-Locked Loop |
| |
| DAI Wenrui, ZHENG Shengxuan.Design for Fast-Response Phase-Locked Loop[J].Journal of Yanshan University,1992(2). |
| |
| Authors: | DAI Wenrui ZHENG Shengxuan |
| |
| Institution: | DAI Wenrui; ZHENG Shengxuan |
| |
| Abstract: | A fast-response phase-locked loop is presented by using a voltage-to-period converter as the controlled component. It can be settled in 2 cycles of the input signal for step response, and the unstable problem in the low-frequency range is solved. The experimental result shows that the design is correct. |
| |
| Keywords: | : phase-locked loop time-optimal Control freguency synthesizer |
| 本文献已被 CNKI 等数据库收录！ |
