| 基于USB2.0协议的多功能IP核的研究与开发 |
| |
| 引用本文： | 左改林,龚仁喜,周珊,刘丰,张海南,江波,姚正喜.基于USB2.0协议的多功能IP核的研究与开发[J].广西大学学报(自然科学版),2008,33(Z1). |
| |
| 作者姓名： | 左改林 龚仁喜 周珊 刘丰 张海南 江波 姚正喜 |
| |
| 作者单位： | 广西大学,电气工程学院,广西南宁,530004 |
| |
| 摘 要： | 通过研究最新版本的USH2.0协议和相关接口协议,并根据Verilog HDL语言相关语法给出了一种面向SoC应用的可按需定制可重用的多功能USB IP核的设计思路,并用verilog HDL对USB提供的USB Host,Device,Hub,OTG功能进行了RTL描述和仿真,结果表明设计的IP核是可用的.
|
| 关 键 词： | USB UPLI UTMI Verilog |
The rsearch and design of multifunction USB IP core based on USB 2.0 protocol |
| |
| ZUO Gai-lin,GONG Ren-xi,ZHOU Shan,LIU Feng,ZHANG Hai-nan,JIANG Bo,YAO Zheng-xi.The rsearch and design of multifunction USB IP core based on USB 2.0 protocol[J].Journal of Guangxi University(Natural Science Edition),2008,33(Z1). |
| |
| Authors: | ZUO Gai-lin GONG Ren-xi ZHOU Shan LIU Feng ZHANG Hai-nan JIANG Bo YAO Zheng-xi |
| |
| Institution: | ZUO Gai-lin,GONG Ren-xi,ZHOU Shan,LIU Feng,ZHANG Hai-nan,JIANG Bo,YAO Zheng-xi (College of Electrical Engineering,Guangxi University,Nanning 530004,China) |
| |
| Abstract: | This paper provide a method to design multifunction USB IP core faces to SoC which can be customed based on what you need,and then we describe and verify the IP core with Verilog HDL language.The testnation result prove that the IP core is usable. |
| |
| Keywords: | USB UPLI UTMI Verilog |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
