| BM 迭代算法的循环架构设计及实现 |
| |
| 引用本文： | 陈黎明,邓林江,王琳.BM 迭代算法的循环架构设计及实现[J].重庆邮电大学学报(自然科学版),2008,20(2):175-178. |
| |
| 作者姓名： | 陈黎明 邓林江 王琳 |
| |
| 作者单位： | 重庆邮电大学,编码技术研究所,重庆,400065;重庆邮电大学,编码技术研究所,重庆,400065;厦门大学,通信工程系,福建,361005 |
| |
| 基金项目： | 国家自然科学基金
,
教育部跨世纪优秀人才培养计划 |
| |
| 摘 要： | BCH码的译码问题主要归结为一个关键方程的解决，即错误位置多项式的求解，BM迭代算法自1966年由BerlekampMassey提出以来经过不断改进，已经成为解决这一问题的成熟算法。提出了一种适合硬件实现的BM迭代算法的循环架构设计，并在此架构下分别实现了基于BM迭代算法和其简化算法的二元BCH(15,5)的FPGA译码器，显示出这一循环架构易于模块移植的优点。仿真结果表明：码组中任意不大于3 bit的随机错误都可以给予纠正。
|
| 关 键 词： | BM 迭代算法 现场可编程逻辑阵列 循环架构设计 |
| 文章编号： | 1673-825X(2008)02-0175-04 |
| 收稿时间： | 2007/9/15 0:00:00 |
| 修稿时间： | 2007年9月15日 |
Cycle architecture design of BM iterative algorithm and its implementation |
| |
| CHEN Li-ming,DENG Lin-jiang,WANG Lin.Cycle architecture design of BM iterative algorithm and its implementation[J].Journal of Chongqing University of Posts and Telecommunications,2008,20(2):175-178. |
| |
| Authors: | CHEN Li-ming DENG Lin-jiang WANG Lin |
| |
| Institution: | Institute of Information and Coding Technology, Chongqing University of Posts and Telecommunications, Chongqing 400065,P.R.China |
| |
| Abstract: | Solving the key equation is the key for the decoding of BCH codes, namely finding error location polynomials. Berlekamp-Massey (BM) iterative algorithm has been improved continuously since it has been proposed in 1966, and it is a mature algorithm for solving this problem. A cycle architecture of BM iterative algorithm is improved for hardware implementation, and the decoder FPGA implementation based on BM iterative algorithm and its simplified one for a binary BCH (15,5) are investigated under the architecture. The excellent quality of module reused by the architecture is shown. Simulation results indicate that three or less than three error bits can be corrected by the hardware implementation. |
| |
| Keywords: | BM iterative algorithm field programmable gate array (FPGA) cycle architecture design |
| 本文献已被 维普 万方数据 等数据库收录！ |
| 点击此处可从《重庆邮电大学学报(自然科学版)》浏览原始摘要信息 |
| 点击此处可从《重庆邮电大学学报(自然科学版)》下载免费的PDF全文 |
