| GAL器件输出逻辑宏单元的通用等效电路 |
| |
| 引用本文： | 查振亚. GAL器件输出逻辑宏单元的通用等效电路[J]. 华中科技大学学报(自然科学版), 1996, 0(6) |
| |
| 作者姓名： | 查振亚 |
| |
| 作者单位： | 光电子工程系 |
| |
| 摘 要： | 建立了ＧＡＬ器件的输出逻辑宏单元ＯＬＭＣ（ｎ）分别在组态１、组态２及组态３的通用等效电路．它们适用于ＧＡＬ器件中任何一个宏单元；并且各宏单元不仅可以处于相同的组态，而且可以处于同一模式中不同的组态
|
| 关 键 词： | 通用阵列逻辑；输出逻辑宏单元；通用等效电路 |
The Generalized Equivalent Circuits for Output Logic Macro Cells of Generic Array Logic Devices |
| |
| Zha Zhenya Dept. of Optoelectronic Eng.,HUST,Wuhan ,China.. The Generalized Equivalent Circuits for Output Logic Macro Cells of Generic Array Logic Devices[J]. JOURNAL OF HUAZHONG UNIVERSITY OF SCIENCE AND TECHNOLOGY.NATURE SCIENCE, 1996, 0(6) |
| |
| Authors: | Zha Zhenya Dept. of Optoelectronic Eng. HUST Wuhan China. |
| |
| Affiliation: | Zha Zhenya Dept. of Optoelectronic Eng.,HUST,Wuhan 430074,China. |
| |
| Abstract: | The generalized equivalent circuits for OLMC (n) of GAL devices in Architectures 1, 2 and 3 respectively are developed. They are applicable to any OLMC (n) of GAL, and the OLMCs can not only be in the same architecture, but can also be in the different ones in the same mode. An example is given, in which a correct and clear circuit for the GAL device after programming is obtained using the generalized equivalent circuits in Architectures 1 and 2. |
| |
| Keywords: | generic array logic (GAL) output logic macro cell (OLMC) generalized equivalent circuit |
| 本文献已被 CNKI 等数据库收录！ |
