| 高性能8位微控制器IP软核设计 |
| |
| 引用本文： | 于冰,沈健,聂晶.高性能8位微控制器IP软核设计[J].合肥工业大学学报(自然科学版),2007,30(8):1003-1006. |
| |
| 作者姓名： | 于冰 沈健 聂晶 |
| |
| 作者单位： | 合肥工业大学,电气与自动化工程学院,安徽,合肥,230009 |
| |
| 摘 要： | 在对传统MCS-51微控制器的局限性进行分析的基础上,提出了一种与其指令集兼容、性能大幅提高的可重用微控制器IP软核的设计。该控制器采用减少指令周期时钟数、独立总线访问、指令预读取等系统架构的优化及核心控制器架构的优化,使用新的加法和除法的算法,使性能得到大幅度的提高;在Altera FPGA上验证,该微控制器可稳定地工作在33.8 MHz时钟频率上。
|
| 关 键 词： | IP软核 微控制器 MCU |
| 文章编号： | 1003-5060(2007)08-1003-04 |
| 修稿时间： | 2006年6月23日 |
Design of 8-bit high-performance microcontroller IP softcore |
| |
| YU Bing,SHEN Jian,NIE Jing.Design of 8-bit high-performance microcontroller IP softcore[J].Journal of Hefei University of Technology(Natural Science),2007,30(8):1003-1006. |
| |
| Authors: | YU Bing SHEN Jian NIE Jing |
| |
| Abstract: | Based on the analysis of the limitation of the MCS-51 micro controller unit(MCU),a high-performance reusable MCU IP softcore,which is compatible with MCS-51,is designed.In system architecture,the four-clock period per machine cycle architecture,the pre-fetching instruction method and the independent bus method are adopted and new arithmetic is used for addition and division,thus improving the MCU's power efficiency.Altera FPGA verification and simulation show that the presented MCU can run at 33.8 MHz clock frequency steadily. |
| |
| Keywords: | IP softcore microcontroller micro controller unit(MCU) |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
