首页 | 本学科首页   官方微博 | 高级检索  
     检索      

消息传递型片上多核系统的设计
引用本文:胡哲琨,陈杰.消息传递型片上多核系统的设计[J].湖南大学学报(自然科学版),2013,40(8):102-109.
作者姓名:胡哲琨  陈杰
作者单位:(中国科学院 微电子研究所,北京100029)
摘    要:基于消息传递的编程模型设计了一款片上多核系统,该系统在4SymboltB@4的2D mesh片上网络中集成了16个小型RISC处理器,这些处理器各自使用一个可配置的私有SRAM用于指令和数据的存储,而处理器间的数据包通信则通过虫孔交换的路由器及网络接口实现.此外,在软件层面实现了基本的数据传输与进程同步接口,并采用SPMD并行模式设计了3个应用案例,以对该系统进行验证和性能分析.仿真及FPGA测试结果表明,对于整数矩阵乘法、浮点FFT计算以及基于灰度图像的模板匹配问题,该多核系统的并行加速比最高可分别达到7.6,10.5和15.9.

关 键 词:多核系统  片上网络  消息传递  并行计算

Design of a Message-passing Multi-core System
Institution:(Institute of Microelectronics, Chinese Academy of Sciences, Beijing100029, China)
Abstract:A multi-core system was designed based on the message-passing programming model. Within a 4×4 2D mesh Network on-Chip (NoC), this system integrated 16 small RISC processors, each equipped with a configurable private SRAM for instruction and data storage. Inter-processor packet communication was conducted via the wormhole switching routers and network interfaces. At the software level, some basic routines for data exchanging and process synchronization were implemented. Besides, 3 applications were designed by using SPMD parallel pattern for system verification and performance analysis. Simulation and FPGA test has shown that, for integer matrix multiplication, floating point FFT computation and template matching of gray images, this multi-core system can achieve a speed up to 7.6, 10.5 and 15.9 respectively.
Keywords:multi-core system  network on-chip  message-passing  parallel computing
点击此处可从《湖南大学学报(自然科学版)》浏览原始摘要信息
点击此处可从《湖南大学学报(自然科学版)》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号