| 基于多值逻辑的8位条件和加法器 |
| |
| 引用本文： | 吴海霞,屈晓楠,赵显利,仲顺安,夏乾斌.基于多值逻辑的8位条件和加法器[J].北京理工大学学报,2012,32(6):607-610,616. |
| |
| 作者姓名： | 吴海霞 屈晓楠 赵显利 仲顺安 夏乾斌 |
| |
| 作者单位： | 北京理工大学信息与电子学院 北京100081;北京理工大学信息与电子学院 北京100081;北京理工大学信息与电子学院 北京100081;北京理工大学信息与电子学院 北京100081;北京理工大学信息与电子学院 北京100081 |
| |
| 基金项目： | 北京理工大学基础研究基金项目(3050012211106);北京理工大学大学生创新项目(101000718) |
| |
| 摘 要： | 针对改善算术VLSI系统的性能,提出了一种基于四值逻辑的加法器设计.采用源极耦合动态多值电流模电路,利用条件和算法,设计实现了基于四值逻辑的8-bit加法器.利用HSPICE软件,在0.18μm CMOS工艺下,电源电压为1.8V,时钟频率为100MHz的条件下,进行了仿真.仿真结果表明,所设计的加法器平均功耗为2.8mW,高位和的平均延迟为0.689ns,高位进位的平均延时是0.452ns,所用晶体管数是636.
|
| 关 键 词： | 多值逻辑 多值电流模 条件和加法运算 |
| 收稿时间： | 2011/6/21 0:00:00 |
A 8 bit Conditional Sum Adder Based on Multiple-Valued Logic |
| |
| WU Hai-xi,QU Xiao-nan,ZHAO Xian-li,ZHONG Shun-an and XIA Qian-bin.A 8 bit Conditional Sum Adder Based on Multiple-Valued Logic[J].Journal of Beijing Institute of Technology(Natural Science Edition),2012,32(6):607-610,616. |
| |
| Authors: | WU Hai-xi QU Xiao-nan ZHAO Xian-li ZHONG Shun-an and XIA Qian-bin |
| |
| Institution: | School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China;School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China;School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China;School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China;School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China |
| |
| Abstract: | To improve the performance of arithmetic VLSI system,a kind of multiple-valued current-mode(MVCM) circuitry based on dynamic source-coupled logic is presented.With the circuitry,a design of the 4-quatrit quaternary adder is designed based on conditional sum addition,which implements 8-bit addition operation.The calculation speed of VLSI is improved by the use of conditional sum logic.The designed adder is evaluated by HSPICE simulation in a 0.18 μm CMOS technology with the supply voltage of 1.8 V.The results show that its power dissipation is about 2.8 mW,the delay of sum and carry is 0.689 ns and 0.452 ns respectively,and the transistor counts is 636. |
| |
| Keywords: | multiple-valued logic multiple-valued current-mode conditional sum addition |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
| 点击此处可从《北京理工大学学报》浏览原始摘要信息 |
| 点击此处可从《北京理工大学学报》下载免费的PDF全文 |
|
