| 基于MC145156-2的PLL频率合成器设计与实现 |
| |
| 引用本文： | 周非,肖运虹.基于MC145156-2的PLL频率合成器设计与实现[J].江汉大学学报(自然科学版),2007,35(1):28-31. |
| |
| 作者姓名： | 周非 肖运虹 |
| |
| 作者单位： | 江汉大学,物理与信息工程学院,武汉,430056 |
| |
| 摘 要： | 介绍了锁相环路频率合成器的基本原理,分析了集成锁相环芯片MC145156-2的工作特性,并给出了集成锁相环芯片MC145156-2的一个应用实例.测试结果证明了设计的合理性与实用性,系统频率稳定度优于10~(-7).
|
| 关 键 词： | MC145156-2 锁相环 频率合成器 |
| 文章编号： | 1673-0143（2007）01-0028-04 |
| 收稿时间： | 2006-09-12 |
| 修稿时间： | 2006年9月12日 |
Design and Realization of PLL Frequency Synthesizer Based on MC145156-2 |
| |
| ZHOU Fei,XIAO Yun-hong.Design and Realization of PLL Frequency Synthesizer Based on MC145156-2[J].Journal of Jianghan University:Natural Sciences,2007,35(1):28-31. |
| |
| Authors: | ZHOU Fei XIAO Yun-hong |
| |
| Abstract: | Introducesthe principle of phase locked loop frequency synthesizer and analyzes the performance characteristics of PLLchip MC145156-2. Then presents an example that a phase locked loop frequency synthesizer is designed with PLL chip MC145156-2. The experimental results prove that the design is reasonable and practicable. The frequency stability of this system is better than 10~(-7). |
| |
| Keywords: | MC145156-2 phase locked loop frequency synthesizer |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
