| 一种半实物雷达仿真系统硬件体系结构设计和应用 |
| |
| 引用本文： | 刘峰,龙腾,曾涛.一种半实物雷达仿真系统硬件体系结构设计和应用[J].系统仿真学报,2006,18(Z2):643-645. |
| |
| 作者姓名： | 刘峰 龙腾 曾涛 |
| |
| 作者单位： | 北京理工大学,信息科学学院,雷达技术研究所,100081 |
| |
| 摘 要： | 提出了一种模块化、标准化、可扩展的半实物雷达仿真系统硬件体系结构。它可以满足多种雷达对抗仿真的需求,具有一定的通用性和扩展性。作者使用ADSP21060为主处理器,实现了该硬件平台,并在某雷达对抗仿真中得到应用,充分发挥了该硬件体系的优势。
|
| 关 键 词： | 半实物仿真 模块化 标准化 可扩展 ADSP21060 |
| 文章编号： | 1004-731X(2006)S2-0643-03 |
| 修稿时间： | 2006年4月14日 |
Design and Application of Modularized Standardized and Scalable Architecture of Radar Signal Processor in Hardware-in-loop Radar-Countermeasure Simulation System |
| |
| LIU Feng,LONG Teng,ZENG Tao.Design and Application of Modularized Standardized and Scalable Architecture of Radar Signal Processor in Hardware-in-loop Radar-Countermeasure Simulation System[J].Journal of System Simulation,2006,18(Z2):643-645. |
| |
| Authors: | LIU Feng LONG Teng ZENG Tao |
| |
| Abstract: | An architecture of hardware structure for the modularized, standardized and scalable simulation system with hardware-in-loop was established. From such architecture, a practical radar countermeasure simulation system was implemented, with ADSP21060 as its core processors, and a fairly reasonable simulation result. |
| |
| Keywords: | hardware-in-loop simulation modularization standardization scalable ADSP21060 |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
