| RISC的流水线设计 |
| |
| 引用本文： | 王爱英.RISC的流水线设计[J].清华大学学报(自然科学版),1992(1). |
| |
| 作者姓名： | 王爱英 |
| |
| 作者单位： | 计算机科学与技术系 |
| |
| 摘 要： | 提出了大多数指令在单周期内实现是 ＲＩＳＣ结构设计的新方法。为了达到单周期实现的目的，其关键是指令流水线的设计。采用这一方法实现了 ＲＩＳＣ整数部件ＩＵ，称为 ＱＨＲＣ。分析了 ＭＩＰＳ Ｒ２０００／Ｒ３０００， ＳＰＡＲＣ， ＭＣ８８１００和 ＱＨＲＣ等 ＲＩＳＣ指令流水线设计的方法，并讨论了有关寻址方式的某些特点。最后阐明了如何用并行处理的办法来提高计算机速度。
|
| 关 键 词： | 计算机 RISC 软件 程序 CaChe |
The pipeline design of RISC |
| |
| Wang Aiying.The pipeline design of RISC[J].Journal of Tsinghua University(Science and Technology),1992(1). |
| |
| Authors: | Wang Aiying |
| |
| Institution: | Department of Computer Science and Engineering |
| |
| Abstract: | This paper proposes a new method of RISC architecture design, in which most of the instructions have been implemented by single machine cycle. For this purpose, the key point is the design of the instruction pipeline. We implemented a RISC integer unit called QHRC by using this method. This paper also analyzes the way of RISC instruction pipeline design, based on MIPS R2000/R3000, SPARC, MC88100 and QHRC, discusses the features of addressing mode. Finally, the way of how to increse the computer speed by using parallel processing is described. |
| |
| Keywords: | computer RISC software program Cache |
| 本文献已被 CNKI 等数据库收录！ |
