| 一种用于高速高精度DAC的数字校准方法 |
| |
| 引用本文： | 杨海峰,程龙,许俊,叶凡,任俊彦.一种用于高速高精度DAC的数字校准方法[J].复旦学报(自然科学版),2012,51(1):15-20. |
| |
| 作者姓名： | 杨海峰 程龙 许俊 叶凡 任俊彦 |
| |
| 作者单位： | 复旦大学专用集成电路与系统国家重点实验室,微纳电子科技创新平台,上海201203 |
| |
| 基金项目： | 国家科技重大专项，上海市学科带头人计划 |
| |
| 摘 要： | 提出了一种适用于14bit 200MHz数模转换器的数字校准电路模块.在非校准状态,该模块仅仅将输入数据进行相应的编码转换,在校准状态时,该模块不仅对输入信号流进行编码转换,还提供额外的校准控制信号,用来控制DAC中模拟电路进行校准.该模块采用SMIC CMOS 0.18μm 1P6M工艺,电源电压为1.8V.最终芯片测试结果表明,在200MHz工作频率下,该模块能够将数模转换器的SFDR最大提高27dB.
|
| 关 键 词： | 数模转换器 随机化时钟 数字校准 |
A Digital Calibration Method for High Speed and High Resolution DAC |
| |
| YANG Hai-feng,CHENG Long,XU Jun,YE Fan,REN Jun-yan.A Digital Calibration Method for High Speed and High Resolution DAC[J].Journal of Fudan University(Natural Science),2012,51(1):15-20. |
| |
| Authors: | YANG Hai-feng CHENG Long XU Jun YE Fan REN Jun-yan |
| |
| Institution: | (Micro-nano Electronics Science and Technology Innovation Platform,State Key Laboratory of ASIC and System,Fudan University,Shanghai 201203,China) |
| |
| Abstract: | A random-clocked digital calibration method for 14 bit 200 MHz DAC is proposed.Under calibration state,the block decodes the DAC input code and provides additional calibration signals to control the analog calibration circuits of the DAC.Otherwise,the block only decodes the input code of the DAC.The block is realized in SMIC CMOS 0.18 μm 1P6M process.The supply voltage is 1.8 V.Final test indicates that this calibration method improves the SFDR of the DAC output up to 27 dB. |
| |
| Keywords: | digital to analog convertor(DAC) random clock digital calibration |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
