| A High Speed Signal Processing Machine -Its Architecture, Language and Compiler |
| |
| 作者姓名： | Wang Yufei and Yu ShiqiBeijing Institute of Data Processing Technology P.O.Box Beijing China |
| |
| 作者单位： | Wang Yufei and Yu ShiqiBeijing Institute of Data Processing Technology，P.O.Box 3927，Beijing 100039，China |
| |
| 摘 要： | A systolic array architecture computer (FXCQ) has been designed for signal processing. R can handle floating point data at very high speed. It is composed of 16 processing cells and a cache that are connected linearly and form a ring structure. All processing cells are identical and programmable. Each processing cell has the peak performance of 20 million floating-point operations per second (20MFLOPS). The machine therefore has a peak performance of 320 M FLOPS. It is integrated as an attached processor into a host system through VME bus interface. Programs for FXCQ are written in a high-level language -B language, which is supported by a parallel optimizing compiler. This paper describes the architecture of FXCQ, B language and its compiler.
|
A High Speed Signal Processing Machine -Its Architecture, Language and Compiler |
| |
| Wang Yufei and Yu ShiqiBeijing Institute of Data Processing Technology,P.O.Box ,Beijing ,China.A High Speed Signal Processing Machine -Its Architecture, Language and Compiler[J].Journal of Systems Engineering and Electronics,1991(1). |
| |
| Authors: | Wang Yufei and Yu ShiqiBeijing Institute of Data Processing Technology POBox Beijing China |
| |
| Institution: | Wang Yufei and Yu ShiqiBeijing Institute of Data Processing Technology,P.O.Box 3927,Beijing 100039,China |
| |
| Abstract: | A systolic array architecture computer (FXCQ) has been designed for signal processing. R can handle floating point data at very high speed. It is composed of 16 processing cells and a cache that are connected linearly and form a ring structure. All processing cells are identical and programmable. Each processing cell has the peak performance of 20 million floating-point operations per second (20MFLOPS). The machine therefore has a peak performance of 320 M FLOPS. It is integrated as an attached processor into a host system through VME bus interface. Programs for FXCQ are written in a high-level language -B language, which is supported by a parallel optimizing compiler. This paper describes the architecture of FXCQ, B language and its compiler. |
| |
| Keywords: | Parallel processing Systolic array processor Parallel language Compiler |
| 本文献已被 CNKI 等数据库收录！ |
