首页 | 本学科首页   官方微博 | 高级检索  
     检索      

基于SET/MOS混合结构的奇偶校验码产生电路的设计
引用本文:陈锦锋,魏榕山,陈寿昌,何明华.基于SET/MOS混合结构的奇偶校验码产生电路的设计[J].广西大学学报(自然科学版),2011,36(5):867-871.
作者姓名:陈锦锋  魏榕山  陈寿昌  何明华
作者单位:福州大学物理与信息工程学院,福建福州,350108
基金项目:福建省自然科学基金资助项目(2009J05143); 福建省教育厅科研项目(JA09007); 国家大学生创新性实验计划项目(091038621)
摘    要:基于单电子晶体管(SET)的库仑振荡效应和多栅输入特性,利用SET和金属氧化物半导体场效应晶体管(MOS管)的互补特性,设计了基于SET/MOS混合电路的奇偶校验码产生电路.利用HSPICE对所设计电路进行仿真验证,结果表明,该电路能够实现产生奇偶校验码的功能.该SET/MOS混合电路的实现只需要1个PMOS管、1个N...

关 键 词:单电子晶体管  SET/MOS混合电路  奇偶校验码产生电路  HSPICE仿真

Design of an odd/even parity generator circuit based on hybrid SET/MOS transistors
CHEN Jin-feng,WEI Rong-shan,CHEN Shou-chang,HE Ming-hua.Design of an odd/even parity generator circuit based on hybrid SET/MOS transistors[J].Journal of Guangxi University(Natural Science Edition),2011,36(5):867-871.
Authors:CHEN Jin-feng  WEI Rong-shan  CHEN Shou-chang  HE Ming-hua
Institution:CHEN Jin-feng,WEI Rong-shan,CHEN Shou-chang,HE Ming-hua(College of Physics and Information Engineering,Fuzhou University,Fuzhou 350108,China)
Abstract:Based on the characteristics of Coulomb oscillation and multi-gate inputs of single-electron transistor(SET),a novel odd/even parity generator circuit using hybrid SET/MOS is proposed.The accuracy of the odd/even parity circuit is validated by HSPICE simulation.The SET/MOS hybird circuit is comprised of one PMOS,one NMOS and one SET.Compared to the pure CMOS odd/even parity generator circuit,the number of transistors is greatly decreased and the power dissipation is reduced obviously in the hybrid SET/MOS c...
Keywords:single-electron transistor  hybrid SET/MOS circuit  odd/even parity generator circuit  HSPICE simulation  
本文献已被 CNKI 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号